

1 D. James Pak (SBN 194331)  
2 **Baker & McKenzie LLP**  
3 Two Embarcadero Center, 11<sup>th</sup> floor  
4 San Francisco, California 94111  
5 Telephone: + 1 415 576 3000  
6 Facsimile: +1 202 416 7033  
7 D.James.Pak@bakermckenzie.com

8 Daniel J. O'Connor (admitted *pro hac vice*)  
9 Edward K. Runyan (admitted *pro hac vice*)  
10 **Baker & McKenzie LLP**  
11 300 E. Randolph Street  
12 Chicago, IL 60601  
13 Telephone: +1 312 861 8000  
14 Facsimile: +1 312 925 7153  
15 Daniel.O'Connor@bakermckenzie.com  
16 Edward.Runyan@bakermckenzie.com

17 Attorneys for NINTENDO OF AMERICA INC., NINTENDO  
18 CO., LTD., MACRONIX AMERICA, INC., AND  
19 MACRONIX INTERNATIONAL CO., LTD.

20 **UNITED STATES DISTRICT COURT**  
21 **CENTRAL DISTRICT OF CALIFORNIA**  
22 **WESTERN DIVISION**

23 CREATIVE INTEGRATED  
24 SYSTEMS, INC.,

25 Plaintiff,

26 v.

27 NINTENDO OF AMERICA INC.;  
28 NINTENDO CO., LTD.; and  
MACRONIX INTERNATIONAL  
CO., LTD.,

Defendants.

**Case No. 2:10-CV-2735 PA (VBK)**

**DEFENDANTS' MOTION FOR  
JUDGMENT AS A MATTER OF LAW  
OF NO INFRINGEMENT**

Trial: March 4, 2014  
Courtroom: 15

Judge: Hon. Percy Anderson

## TABLE OF CONTENTS

		<b>Page</b>
1		
2		
3		
4	I. LEGAL STANDARD .....	1
5	A. Judgment as Matter of Law .....	1
6	B. Direct Infringement .....	1
7	C. Inducement .....	1
8	II. NO DIRECT INFRINGEMENT .....	2
9	A. The Derivative Memory Array does not have a first means and a	
10	second means that are coupled to the same diffusion bit line at	
11	opposite ends of a block, as required by claims 5-7. ....	2
12	B. Plaintiff has failed to establish that the Standard Memory Array	
13	includes a "first means" for selectively coupling said at least one	
14	<i>diffusion</i> virtual ground line to one of said diffusion bit lines within	
15	each block, as required by claims 5, 6, and 7. ....	4
16	C. Mr. Wilson assumed, but did not prove, that the accused	
17	Derivative Memory Array includes the "virtual ground lines"	
18	recited in claims 5-7 and 12. ....	6
19	D. Plaintiff has failed to establish that the Standard Memory Array	
20	has a first means that couples a virtual ground line to a diffusion	
21	bit line, as required by all of the asserted claims. ....	8
22	E. Plaintiff has failed to establish that both the Standard Memory	
23	Array and the Derivative Memory Array have "columns of	
24	memory cells being coupled together by . . . at least one virtual	
25	ground line" as required by claim 12. ....	9
26		
27		
28		

**TABLE OF CONTENTS**

(continued)

	<b>Page</b>
F. Plaintiff has failed to establish that the Standard Memory Array includes the limitation "with completion of the circuit through said addressed memory cell through said first means to said virtual ground line" as required by claims 6 and 7.....	11
III. NO INDUCEMENT.....	13
A. Granting JMOL of No Direct Infringement Requires a Finding of No Inducement. ....	13
B. Plaintiff introduced no evidence that Defendant Macronix International Co., Ltd. knew of the '497 Patent. ....	13
C. Plaintiff introduced no evidence that Defendant Nintendo Co., Ltd. induced the infringement of Nintendo of America Inc.....	13
IV. CONCLUSION .....	14

1 Defendants Nintendo of America Inc., Nintendo Co., Ltd., and Macronix  
 2 International Co., Ltd. ("Defendants") respectfully submit this memorandum in  
 3 support of its motion for judgment as a matter of law ("JMOL") of noninfringement  
 4 under Fed. R. Civ. P. 50(a).

## 5 **I. LEGAL STANDARD**

### 6 **A. Judgment as Matter of Law**

7 Under Rule 50(a), "[i]f a party has been fully heard on an issue during a jury  
 8 trial and the court finds that a reasonable jury would not have a legally sufficient  
 9 evidentiary basis to find for the party on that issue, the court may: (A) resolve the  
 10 issue against the party; and (B) grant a motion for judgment as a matter of law against  
 11 the party on a claim or defense that, under controlling law, can be maintained or  
 12 defeated only with a favorable finding on that issue." Fed. R. Civ. P. 50(a)(1).

### 13 **B. Direct Infringement**

14 Direct, literal infringement is established only if Plaintiff establishes that "every  
 15 limitation recited in the claim appears in the accused device, i.e., when the properly  
 16 construed claim reads on the accused device exactly." *DeMarini Sports, Inc. v.*  
 17 *Worth, Inc.*, 239 F.3d 1314, 1331 (Fed. Cir. 2001) (quotations omitted).

### 18 **C. Inducement**

19 To establish active inducement under Section 271(b), the plaintiff must prove  
 20 that the accused infringer acted with a culpable state of mind, including proving that  
 21 the accused infringer (1) acted with knowledge of the patent and knowledge that the  
 22 induced acts constitute infringement; or (2) was willfully blind to the existence of at  
 23 least one of the Patents-in-Suit, at that time, and infringing nature of the induced acts.  
 24 *Commil USA, LLC v. Cisco Sys.*, 720 F.3d 1361, 1367 (Fed. Cir. 2013) (citing *Global-*  
 25 *Tech Appliances, Inc. v. SEB S.A.*, 131 S. Ct. 2060, 2068 (2011)). Further, "evidence  
 26 of an accused inducer's good-faith belief of invalidity may negate the requisite intent  
 27 for induced infringement." *Id.* at 1368-69.

1 **II. NO DIRECT INFRINGEMENT.**

2 **A. The Derivative Memory Array does not have a first means and a**  
 3 **second means that are coupled to the same diffusion bit line at**  
 4 **opposite ends of a block, as required by claims 5-7.**

5 Claims 5, 6, and 7 require that the first and the second means are connected to  
 6 the *same* diffusion bit line. In particular, claim 5, in relevant part, reads as follows:

7 *first means* for selectively coupling said at least one virtual  
 8 ground line *to one of said diffusion bit lines* within each  
 9 block, said first means coupled to one end of said  
 10 addressed block of memory cells;

11 *second means* for selectively coupling *said one diffusion bit*  
 12 *line* to said main bit line within each block, said second means  
 13 coupled to the opposite end of said addressed block from said  
 14 first means . . .

15 '497 Patent at 39:10-18 (emphasis added). During his cross-examination, Plaintiff's  
 16 expert, Mr. Dennis Wilson, testified that the first and second means allegedly found in  
 17 the Derivative Memory Array are connected to different diffusion bit lines. In  
 18 particular, Mr. Wilson testified as follows:

19 Q. Mr. Wilson there's -- I'm showing you another slide from  
 20 your presentation. This is the derivative memory array. Do you  
 21 recognize it?

22 A. Yes, sir.

23 Q. Here you labelled a number of lines -- well, the entire box --  
 24 you've got a text box that says, "Said columns of memory cells being  
 25 coupled together by diffusion bit lines." Do you see that?

26 A. Yes, sir.

27 Q. And you do agree those are diffusion bit lines that you've  
 28 labelled there; right?

1 A. Yes, sir.

2 Q. And there are -- I'm showing you another slide from your  
3 demonstrative. It shows -- it shows a couple of those diffusion bit  
4 lines; right?

5 A. Yes, sir.

6 Q. And at the top this -- this slide also shows a -- an arrow  
7 pointing to a transistor; correct?

8 A. Yes, sir.

9 Q. And that transistor is labelled the -- here as the first means;  
10 is that --

11 A. Yes.

12 Q. And and on another slide of your same demonstrative,  
13 there's the same path -- you've highlighted a red path through this  
14 block of cells; right?

15 A. Yes, sir.

16 Q. You would call that a transmission path?

17 A. Yes, sir.

18 Q. And at the other end of that -- and coupled in line with that  
19 same path there's another transistor, and I think that you're implying  
20 that's a second means; correct?

21 A. That is a second means.

22 Q. And that second means is -- on the left side of that second  
23 means transistor there's a diffusion bit line; right?

24 A. Correct.

25 Q. And do you -- and on the left side of the transistor you've  
26 identified as the first means transistor at the top, *there's another*  
27 *diffusion bit line; right?*

28 A. *That's correct.*

1 *Q. Those aren't the same diffusion bit lines; right?*

2 *A. No, sir.*

3 *Q. So the first means at one end of the array is -- would you*  
4 *say it's coupled to a diffusion bit line?*

5 *A. Yes, sir.*

6 *Q. And the second means at the bottom end of the array is*  
7 *coupled to a different diffusion bit line?*

8 *A. Yes, sir.*

9 Trial Tr. of March 6, 2014, Vol. I at 99:13-101:9 (emphasis added). Accordingly,  
10 because Mr. Wilson admitted that the first means and the second means are coupled to  
11 different diffusion bit lines in the accused Derivative Memory Array, Plaintiff has not  
12 met its burden of presenting a sufficient evidentiary basis to show that the Derivative  
13 Memory Array infringes claim 5. Claims 6 and 7 depend from 5, and incorporate  
14 each of the limitations recited in claim 5. As such, Plaintiff has not met its burden of  
15 presenting a sufficient evidentiary basis to show that the Derivative Memory Array  
16 infringes claims 6 and 7.

17 **B. Plaintiff has failed to establish that the Standard Memory Array**  
18 **includes a "first means" for selectively coupling said at least one**  
19 **diffusion virtual ground line to one of said diffusion bit lines within**  
20 **each block, as required by claims 5, 6, and 7.**

21 Claim 5 of the '497 Patent, in relevant part, requires a first means that  
22 selectively couples a diffusion virtual ground line to a diffusion bit line. In  
23 particular, claim 5 reads as follows:

24 **5.** An improvement in a memory circuit having a  
25 plurality of addressable memory cells arranged in a plurality  
26 of blocks, each block of said plurality of memory cells being  
27 logically organized in columns, said columns of memory  
28 cells being coupled together by diffusion bit lines, said

memory block being provided with *at least one diffusion virtual ground line* and a diffusion main bit line which with said diffusion bit lines define a length of said block, said block having opposing ends at opposite ends of said length, said plurality of blocks being coupled together at their ends by metallization lines, said improvement comprising:

first means for selectively coupling *said at least one virtual ground line to one of said diffusion bit lines within each block*, said first means coupled to one end of said addressed block of memory cells . . .

'497 Patent at 38:66-39:24 (claim 5). During his direct examination, Plaintiff's expert testified that the "first means" in the Standard Memory Array selectively couples "at least one virtual ground line, *which is the metal line* to one of said diffusion bit lines within each block." Trial Tr. of March 5, 2014, Vol. I, at 101:1-3. This testimony puts the Standard Memory Array outside the scope of claims 5-7, because those claims require that the first means selectively couples a diffusion virtual ground line to a diffusion bit line. Similarly, with respect to the Derivative Memory Array, Mr. Wilson testified that the first means "couples the lines together to the diffusion virtual ground line, which is *metal wire contact there.*" In particular, Mr. Wilson testified as follows:

Q. Did you find whether the first means for selectively coupling said at least one virtual ground line to one of said diffusion bit lines within each block. "Said first," means coupled to one end of said address block of memory cells?

A. Yes, I did.

Q. Did you find that element in the accused Macronix ROM chips?

A. Yes, I did.



1 Q. Could you show the jury where you found that?

2 A. Okay. So there's the more detailed -- same thing he just read  
3 about the first means. And we talked about this means plus function.  
4 So here that transistor there and the control line, we identified -- we  
5 had a CB and a CA -- and we said transistors were connected to them.  
6 That transistor there, it's coupling -- whenever there's a transistor  
7 highlighted by the yellow rectangle, it's connecting those two diffusion  
8 lines together. So it's connecting the diffusion line on the right of it to  
9 the one on the left which goes down and has the little T-shape on the  
10 bottom to the contact, *so I have a first means. Selectively coupling at*  
11 *least one virtual ground line, which is the metal line to one of said*  
12 *diffusion bit lines within each block.* Said first means coupled to one  
13 end of said address block --

14 *Id.* at 100:7-101:4. Accordingly, because Plaintiff has failed to establish that the  
15 Standard Memory Array includes a "first means" that selectively couples a *diffusion*  
16 virtual ground line to a diffusion bit line, Plaintiff has failed to meet its burden of  
17 presenting a sufficient evidentiary basis to show that the Standard Memory Array  
18 infringes claims 5, 6, and 7 of the '497 Patent.

19 C. Mr. Wilson assumed, but did not prove, that the accused Derivative  
20 Memory Array includes the "virtual ground lines" recited in claims  
21 5-7 and 12.

22 Mr. Wilson testified that he assumed that the accused Derivative Memory Array  
23 includes the "virtual ground lines" that are required by the asserted claims. Trial Tr.  
24 of March 6, 2014, Vol. I, at 47:14-23. In particular, Mr. Wilson testified as follows:

25 Q. Do you see any virtual ground lines in Exhibit 335?

26 A. Yes.

27 Q. Could you identify them for me.

28 A. At the top of the drawing there are two U shaped structures,

1 a G-0 and a G-1.

2 Q. All right. Stops there; right?

3 A. Correct.

4 Q. And there's another one right here?

5 A. Correct.

6 Q. That one stops right there; right?

7 A. Correct.

8 Q. And then below those virtual ground lines there are -- that's  
9 where the columns of memory cells are in this circuit?

10 A. Correct.

11 Q. I'm going to draw a box around those. There are one, two,  
12 three, four, five, six, seven, eight -- eight columns of memory cells  
13 there as well. Okay. So these -- these two upside down U's you've  
14 identified as virtual ground lines; right?

15 A. Yes, I have.

16 Q. So I'm going to label that VGL-1. This one VGL-2.

17 A. I don't think your picture is quite on the screen.

18 Q. Oh, you're right.

19 A. You might want to shrink it just a tad.

20 Q. And Mr. Wilson, how do you know those two lines you've  
21 identified are virtual ground lines?

22 A. I had to make an assumption that those are virtual ground  
23 lines based on the label G, similar to previous ones. It's also in the  
24 layout labelled as G, which I'm assuming refers to ground.

25 Q. Is it your opinion that these -- these lines are full-time  
26 connected to ground or sometimes connected to if, in other words, if  
27 those lines were full-time connected to ground would they just be  
28 called ground lines instead of virtual ground lines?

1 A. If they were full-time connected to the ground?

2 Q. Yes.

3 A. Probably just call them ground lines.

4 Trial Tr. of March 6, 2014, Vol. I, at 46:15-48:5. Mr. Wilson further testified as  
5 follows:

6 Q. Mr. Wilson, I didn't ask if -- how you can distinguish those virtual  
7 ground line from main bit lines. So maybe I need a little clarification.

8 I asked how you could tell that they were virtual ground lines or  
9 just ground lines.

10 A. Without seeing the external circuitry, I couldn't tell.

11 Q. And have you seen the external circuitry?

12 A. I have not.

13 Q. Have you asked to see the external circuitry?

14 A. I have not.

15 *Id.* at 49:3-12.

16 Accordingly, Plaintiff failed to present evidence that the Derivative Memory  
17 Array includes the claimed "virtual ground lines" of claims 5, 6, 7, and 12. As such,  
18 Plaintiff has failed to meet its burden of presenting a sufficient evidentiary basis to  
19 show that the Derivative Memory Array infringes claims 5-7 and 12 of the '497  
20 Patent.

21 **D. Plaintiff has failed to establish that the Standard Memory Array has**  
22 **a first means that couples a virtual ground line to a diffusion bit line,**  
23 **as required by all of the asserted claims.**

24 All of the asserted claims have the requirement, albeit with slight differences in  
25 language, of a first means for selectively coupling a virtual ground line to a diffusion  
26 bit line. During his cross-examination, Plaintiff's expert admitted that the first means  
27 he alleges is found in the accused Standard Memory Array products couples one  
28 diffusion bit line to another diffusion bit line, rather than coupling a virtual ground

1 line to a diffusion bit line. *See* Trial Tr. of March 6, 2014, Vol. I, at 94:1-96:1. In  
2 particular, Mr. Wilson testified as follows:

3 Q. First means transistor couples that diffusion bit line  
4 to the left to that diffusion bit line on the right; correct?

5 A. Yes, sir.

6 Q. In fact, it selectively couples; right? Because it's a  
7 transistor, sometimes it can turn on, sometimes it can turn  
8 off?

9 A. Yes, sir.

10 *Id.* at 95:20-96:1. As such, Plaintiff has failed to meet its burden of presenting a  
11 sufficient evidentiary basis to show that the Standard Memory Array infringes claims  
12 5-7 and 12 of the '497 Patent.

13 **E. Plaintiff has failed to establish that both the Standard Memory**  
14 **Array and the Derivative Memory Array have "columns of memory**  
15 **cells being coupled together by . . . at least one virtual ground line"**  
16 **as required by claim 12.**

17 Claim 12 requires that columns of memory cells are "coupled together by  
18 diffusion bit lines, at least one virtual ground line, *and* a main bit line." '497 Patent at  
19 40:68-41:2 (emphasis added).

20 Mr. Wilson did not present any evidence that the Derivative Memory Array and  
21 the Standard Memory Array has columns of memory cells being coupled together by  
22 all three: (1) diffusion bit lines, (2) at least one virtual ground line, and (3) a main bit  
23 line, as required by claim 12. Trial Tr. of March 5, 2014, Vol. II, at 120:5-124:1.

24 At best, Mr. Wilson assumed that both the Standard Memory Array and the  
25 Derivative Memory Array include "at least one virtual ground line." *Id.* at 122:14-  
26 123:16. Just because Mr. Wilson attempted to establish that the Standard Memory  
27 Array and the Derivative Memory Array include "at least one virtual ground line", that  
28 does not mean that the columns of memory cells in both the Standard and Derivative

1 Memory Array are "*coupled together by* . . . at least one virtual ground line." Mr.  
2 Wilson ignores this requirement of claim 12.

3 Because Mr. Wilson failed to present any evidence that the columns of memory  
4 cells are "*coupled together* . . . by at least one virtual ground line," Plaintiff has failed  
5 to meet its burden of presenting a sufficient evidentiary basis to show that both the  
6 Standard Memory Array and the Derivative Memory Array infringe claim 12.

7 Further, Plaintiff's expert Mr. Wilson admitted that in the Derivative Array the  
8 lines he alleges are virtual ground lines do not even reach the columns of memory  
9 cells:

10 Q: Mr. Wilson, I'm showing you claim 12 from your  
11 presentation. You agree that this claim -- I'm look at about the  
12 fifth line down in claim 12 -- that this claim requires columns  
13 of memory cells being coupled together by diffusion bit lines?

14 A. Yes, sir.

15 Q. You agree that it requires columns of memory cells being  
16 coupled together by at least one virtual ground line?

17 A. Yes, sir.

18 Q. Showing you exhibit 1066, Mr. Wilson, the line that you've  
19 identified as VGL1 doesn't touch the columns of memory cells  
20 that we've identified in this exhibit, correct?

21 A. I can't answer that.

22 Q. Well, sir, I'm asking if that line that we've highlighted --  
23 we've highlighted a line, right?

24 A. Yes, sir.

25 Q. That line is in the shape of a -- kind of an upside down U,  
26 right?

27 A. Yes, sir.

28 Q. And it stops at two n's, right? On the bottom?

1 A. Your brown line does not connect down to the memory cells,  
2 that's correct.

3 Q. The line we've labeled VGL1 does not touch the memory  
4 cells, correct?

5 A. On your drawing, that's correct.

6 Q. The line we've labeled as VGL2 does not touch the columns  
7 of memory cells, correct?

8 A. That's also correct.

9 See Trial Tr. of March 6, 2014, Vol. II at 5:1 to 6:3. Accordingly, for at least the  
10 foregoing reasons, Plaintiff has failed to meet its burden of presenting a sufficient  
11 evidentiary basis to show that the Derivative Memory Array infringes claim 12.

12 **F. Plaintiff has failed to establish that the Standard Memory Array**  
13 **includes the limitation "with completion of the circuit through said**  
14 **addressed memory cell through said first means to said virtual**  
15 **ground line" as required by claims 6 and 7.**

16 Claim 6, with the relevant portion highlighted in bold, reads as follows:

17 6. The improvement of claim 5 wherein one of said blocks  
18 of memory cells is comprised of a plurality of columns of  
19 memory cells, said first means being coupled to two of said  
20 columns while said second means is coupled to another two of  
21 said plurality of columns, two diffusion lines corresponding to  
22 each column of said memory cells, said first means for  
23 selectively shorting together two corresponding diffusion lines  
24 corresponding to columns selected by said first and second  
25 means respectively, an addressable memory cell being read  
26 through said main bit line selectively coupled to said addressable  
27 memory cell through said second means *with completion of the*  
28 *circuit through said addressed memory cell through said first*

1                   *means to said virtual ground line.*

2       '497 Patent at 39:25-39 (emphasis added). With respect to this limitation of claim 6,  
3       Mr. Wilson testified as follows during his cross-examination:

4                   Q. This -- this transmission path, this circuit has gone through  
5                   the second means up at top, right?

6                   A. For this transistor to be access to it, it would have had to go  
7                   through the second means. That's correct.

8                   Q. And then it has come down from the other side of the second  
9                   means through the block to here, right?

10                  A. That's correct.

11                  Q. So the transmission path has come from the second means  
12                  through diffusion bit line till it reaches the memory cell, right?

13                  A. Correct.

14                  Q. Then the transmission path goes through the memory cell,  
15                  right?

16                  A. Correct.

17                  Q. And at that point it has reached virtual ground line?

18                  A. That's correct.

19                  Q. Claim 6 language that you've said here says, "with  
20                  completion of the circuit through said address memory cell  
21                  through said first means to said virtual ground line," right?

22                  A. Correct.

23                  Q. But this is -- this transmission path you've just agreed has  
24                  already reached the virtual ground line and the first means is  
25                  clear down here, correct?

26                  A. Correct.

27       See Trial Tr. of March 6, 2014, Vol. II at 20:8-21:6 and at 16:8-21:16; Ex. 1067. As  
28       such, Plaintiff has failed to meet its burden of presenting a sufficient evidentiary basis

1 to show that the Standard Memory Array infringes claims 6 and 7.

2 **III. NO INDUCEMENT.**

3 **A. Granting JMOL of No Direct Infringement Requires a Finding of No**  
4 **Inducement.**

5 Indirect infringement, whether inducement to infringe or contributory  
6 infringement, can only arise in the presence of direct infringement. *See Dynacore*  
7 *Holdings Corp. v. U.S. Philips Corp.*, 363 F.3d 1263, 1272 (Fed. Cir. 2004).  
8 Accordingly, to the extent the Court grants JMOL of no direct infringement, it should  
9 also grant JMOL of no inducement.

10 **B. Plaintiff introduced no evidence that Defendant Macronix**  
11 **International Co., Ltd. knew of the '497 Patent.**

12 Defendants move for judgment as a matter of law because Plaintiff failed to  
13 introduce any evidence that Defendant Macronix International Co., Ltd. ("MXIC")  
14 knew of the '497 Patent. As noted above, Plaintiff bears the burden of showing  
15 inducement. Further, as noted above, inducement requires Plaintiff to prove that the  
16 accused infringer (1) acted with knowledge of the patent and knowledge that the  
17 induced acts constitute infringement; or (2) was willfully blind to the existence of at  
18 least one of the Patents-in-Suit, at that time, and infringing nature of the induced acts.  
19 Here, Plaintiff has established neither prong. Accordingly, the Court should grant  
20 Defendants' JMOL of no inducement as to MXIC.

21 **C. Plaintiff introduced no evidence that Defendant Nintendo Co., Ltd.**  
22 **induced the infringement of Nintendo of America Inc.**

23 As noted above, inducement requires Plaintiff to prove that the accused  
24 infringer (1) acted with knowledge of the patent and knowledge that the induced acts  
25 constitute infringement; or (2) was willfully blind to the existence of at least one of  
26 the Patents-in-Suit, at that time, and infringing nature of the induced acts. Here,  
27 Plaintiff has established neither. Accordingly, the Court should grant Defendants'  
28 JMOL of no inducement as to Nintendo Co., Ltd. ("NCL").



1 **IV. CONCLUSION**

2 For the foregoing reasons, Defendants move for judgment as a matter of law of  
3 (1) no direct infringement and (2) no inducement as to MXIC and NCL.  
4

5 Dated: March 12, 2014

Respectfully submitted:

6 **BAKER & McKENZIE LLP**

7  
8 By: /s/ Daniel A. Tallitsch  
9 Daniel A. Tallitsch

10 Attorneys for Defendants Nintendo of  
11 America Inc., Nintendo Co., Ltd., and  
12 Macronix International Co., Ltd.  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28